高効率LEDに向けた高品質GaNテンプレートに関する研究 by Okada Akiko
  
 
 
High quality GaN template for  
high efficiency light-emitting diodes 
 
高効率 LED に向けた 
高品質 GaN テンプレートに関する研究 
 
 
 
 
 
 
February 2017 
 
Akiko OKADA 
岡田 愛姫子 
 
 
 
 
 
  
 
 
High quality GaN template for  
high efficiency light-emitting diodes 
高効率 LED に向けた 
高品質 GaN テンプレートに関する研究 
 
 
February 2017 
 
Akiko OKADA 
岡田 愛姫子 
 
Waseda University 
Graduate School of Advanced Science and Technology 
Department of Nanoscience and Nanoengineering 
Research on Microsystems 
  
 
 
 
 
 
Committee: 
 
 
 
Professor 
Dr. Shuichi Shoji (Supervisor) 
Faculty of Science and Engineering 
Waseda University 
 
Professor 
Dr. Takanobu Watanabe 
Faculty of Science and Engineering 
Waseda University 
 
 
 
 
 
 
 
 
 
 
 
 
Professor 
Dr. Hiroshi Kawarada 
Faculty of Science and Engineering 
Waseda University 
 
Professor 
Dr. Jun Mizuno 
Research Organization for Nano and Life Innovation 
Waseda University 
  
Acknowledgement 
I 
 
Acknowledgement 
 
This study was partially supported by NEDO (New Energy and Industrial Technology 
Development Organization) and by Japan Ministry of Education, Culture, Sports Science & 
Technology (MEXT) Grant-in-Aid for Scientific Basic Research (S) No. 23226010  and 
Specially Promoted Research “Establishment of Electrochemical Device Engineering”. We also 
thank for MEXT Nanotechnology Platform Support Project of Waseda University. 
   
  First of all, I would like to express the deepest appreciation to Professor Shuichi Shoji at Faculty 
of Science and Engineering, Waseda University and Professor Jun Mizuno at Research 
Organization for Nano and Life Innovation, Waseda University. They gave me the great 
opportunity to learn Micro Electro Mechanical Systems (MEMS) technology and its application 
for fields of III-V semiconductors and electro packaging. I deeply appreciate their technical 
discussion and guidance for my research direction. Also, I would like to show my gratitude to 
Waseda University for accepting me as a student for Ph.D. program in Department of Nanoscience 
and Nanoengineering. I am deeply grateful to my Ph.D. committee members, Professor Hiroshi 
Kawarada and Professor Takanobu Watanabe at Faculty of Science and Engineering, Waseda 
University. They gave me insightful comments and suggestions to improve my Ph.D. thesis. 
  I would like to thank all of the Professor Shoji laboratory members. I received technological 
support from Professor Tetsushi Sekiguchi and Mr. Daiki Tanaka. Ms. Reiko Nishikiori’s 
generous supports for my school and laboratory life were invaluable. I would like to show my 
gratitude to Dr. Katsuyuki Sakuma, Dr. Hidetoshi Shinohara, Dr. Dong Hyun Yoon, Dr. Kentaro 
Ishibasi, Dr. Takashi Kasahara, Dr. Masatsugu Nimura and Mr. Hirokazu Noma for their advices 
and discussions about my work. I would like to offer my special thanks to colleagues;  Mr. 
Tsubasa Funabashi, Mr. Hayata Mimatsu, Mr. Satoshi Numakunai, Mr. Kenta Hasegawa, Mr. 
Tomotada Hirose, Mr. Weixin Fu, Ms. Miho Tsuwaki, Ms. Yumiri Murakoshi, Ms. Kailing Shih, 
Mr. Junichi Ito, Mr. Toru Takiguchi, Mr. Takenari Sudo, Mr. Shinya Yamada, Mr. Masaki Ohyama, 
Mr. Hiroyuki Kuwae, Mr. Yuji Kaneko, Ms. Ayaka Iguchi, Mr. Bo Ma, Mr. Kazuya Nomura, Mr. 
Tatsushi Kaneda, Mr. Naofumi Kobayashi, Mr. Kazuhiro Kobayashi, Mr. Kanki Nakanishi, Mr. 
Yuki Kamata, Mr. Zhimin Xie, Ms. Haruka Suzaki, Mr. Atsuki Nobori, Mr. Bingyang Xu, Mr. 
Acknowledgement 
II 
 
Zhentao Gao, Mr. Wataru Kawakubo, Mr. Hayate Yamazaki, Ms. Mayuko Shiozawa, Mr. Kenichi 
Atsumi, Mr. Takumi Kamibayashi, Mr. Kosuke Sakamoto, Mr. Nariaki Sato, Mr. Shunsuke Sawai, 
Mr. Chenwei Tang and Mr. Erlu Liang. I deeply appreciate Mr. Hiroyuki Kuwae and Mr. Weixin 
Fu for discussions and comments about my Ph.D. thesis. 
  I would like to express my deepest gratitude to our collaborate partners. Dr. Akira Usui who is 
one of the pioneers in the field of crystal growth of GaN, Professor Atsushi A. Yamaguchi at 
Kanazawa Institute of Technology and Dr. Hiroshi Goto at Toshiba Machine Co., Ltd. gave me 
special support and detail technical discussions about my research on high quality GaN template. 
I am particularly grateful for the total support on the growth and evaluations of GaN given by 
Furukawa Co., Ltd. Advice and insightful comments given by Dr. Akitsu Shigetou at National 
Institute for Materials Science have been a great help in the research on low temperature gold-
gold bonding. I received generous support for improving my Ph.D. thesis from Dr. Hitoshi 
Sakamoto, who is the CEO of Hang-Ichi Corporation. 
  Last, but not the least, I owe my greatest appreciation to my parents, Atsuko and Takehiko 
Okada, for their selfless love and continuous support for my life all along.  
  
 
 
 
 
Akiko OKADA
 
  
  
Contents 
III 
 
Contents 
  
Acknowledgement .......................................................................................................... I 
Contents .......................................................................................................................... II 
List of figures and tables ............................................................................................... V 
List of abbreviations ..................................................................................................... XI 
 
Chapter 1 Introduction ...................................................................................................... 1 
1.1 Challenges in high efficiency GaN-based LEDs ................................................. 1 
1.2 Conventional method........................................................................................... 3 
1.2.1 FIELO method ........................................................................................... 3 
1.2.2 Conventional low temperature bonding .................................................... 5 
1.3 Research concept ................................................................................................. 6 
1.3.1 Nano-channel FIELO method ................................................................... 6 
1.3.2 Low temperature Au-Au bonding .............................................................. 7 
References ................................................................................................................. 8 
Chapter 2 Nano-mask fabrication for the nano-channel FIELO method ....................... 10 
2.1 Introduction ........................................................................................................ 11 
2.2 Fabrication process ............................................................................................ 12 
2.3 Experimental condition ..................................................................................... 15 
2.3.1 UV-NIL process ....................................................................................... 15 
2.3.2 Dry etching .............................................................................................. 17 
2.3.3 Crystal growth ......................................................................................... 20 
2.4 Results and discussion ....................................................................................... 21 
2.4.1 UV-NIL .................................................................................................... 21 
2.4.2 Dry etching .............................................................................................. 25 
2.4.3 GaN growth by nano-channel FIELO ..................................................... 34 
2.4.4 Optical characterization of nano-FIELO GaN ........................................ 36 
2.5 Summary............................................................................................................ 38 
References ............................................................................................................... 39 
Contents 
IV 
 
Chapter 3 A study for dependence of GaN crystallinity on nano-facet structure by nano-
channel FIELO ............................................................................................................... 40 
3.1 Introduction ....................................................................................................... 41 
3.2 Evaluation of dependence of crystallinity on facet size and density ................. 42 
3.2.1 Mask design ............................................................................................. 42 
3.2.2 Result of GaN growth .............................................................................. 43 
3.2.3 Result of dislocation density measurement ............................................. 46 
3.3 Evaluation for dependence of crystallinity on facet-forming direction ............. 48 
3.3.1 Mask design ............................................................................................. 48 
3.3.2 Result of GaN growth on 2D mask ......................................................... 49 
3.3.3 Dislocation behavior ................................................................................ 52 
3.3.4 Evaluation of crystalline anisotropy ........................................................ 54 
3.4 Summary............................................................................................................ 56 
Reference ................................................................................................................. 57 
Chapter 4 Low temperature gold-gold bonding for damageless LED packaging .......... 58 
4.1 Introduction ....................................................................................................... 59 
4.2 Experiments ....................................................................................................... 60 
4.2.1 Sample preparation .................................................................................. 60 
4.2.2 VUV/O3 treatment ................................................................................... 62 
4.2.3 Bonding process ...................................................................................... 63 
4.2.4 Characterization ....................................................................................... 64 
4.3 Results ............................................................................................................... 65 
4.3.1 Surface analysis ....................................................................................... 65 
4.3.2 Shear strength testing .............................................................................. 69 
4.4 Summary............................................................................................................ 71 
Chapter 5 Conclusion ..................................................................................................... 72 
List of achievement ................................................................................................. 75 
 
 
  
List of figures and tables 
V 
 
List of figures and tables 
 
Chapter 1 
Fig. 1.1. Illustration for structure of an InGaN-based blue LED chip. ..................... 1 
Fig. 1.2. Illustration for a GaN layer grown by conventional MOCVD on a sapphire 
substrate. ................................................................................................................ 1 
Fig. 1.3. Illustrations for principle of the FIELO method. (a) Facet formation and (b) 
Embedded growth. .................................................................................................. 4 
Fig. 1.4. Conventional Au-Au bonding using (a) plasma irradiation or (b) ultrasonic 
bonding .................................................................................................................... 5 
Fig. 1.5. Illustrations for concept of the nano-channel FIELO method. .................... 6 
Fig. 1.6. Illustration for concept of the VUV/O3 treatment. ....................................... 7 
 
Chapter 2 
Fig. 2.1. Illustration of requirement for nano-channels. ........................................... 11 
Fig. 2.2. Schematic illustrations for the template fabrication process. ................... 12 
Fig. 2.3. Illustration for mechanism of low stitching accuracy by using scanning 
nano-structure-writing tools. ............................................................................... 14 
Fig. 2.4. Schematic illustration for the convex upward substrate. .......................... 14 
Fig. 2.5. UV-NIL using flexible PET film mold and quartz mold. ............................ 14 
Fig. 2.6. Illustration of the molds with (a) lattice pattern over 2-inch wafer and (b) 
various nano-stripe pattern. ................................................................................ 15 
Fig. 2.7. Schematic illustration of UV-NIL system. .................................................. 16 
Fig. 2.8. Photograph of ICP-RIE equipment (RIE-101iPH). ..................................... 17 
Fig. 2.9. Schematic illustration for dry etching process: (a) removal of the residual 
layer, (b) dry etching of the SiO2 layer, and (c) ashing of the resin remaining on 
the mask. ............................................................................................................... 17 
Fig. 2.10. Schematic illustration of the HVPE equipment. ...................................... 20 
Fig. 2.11. Cross-sectional SEM images of the nano-imprinted nano-lattice pattern 
made of UV curable resin at different points on a 2-inch wafer. ...................... 21 
List of figures and tables 
VI 
 
Fig. 2.12. Cross-sectional SEM images of the 50 nm in line and 50 nm in space 
pattern imprinted on the UV curable resin. ....................................................... 22 
Fig. 2.13. Cross-sectional SEM images of the 80 nm in line and 80 nm in space 
pattern imprinted on the UV curable resin. ....................................................... 23 
Fig. 2.14. Cross-sectional SEM images of the 80 nm in line and 420 nm in space 
pattern imprinted on the UV curable resin. ....................................................... 23 
Fig. 2.15. Cross-sectional SEM images of the 50 nm in line and 50 nm in space 
pattern after (a) 90 s and (b) 120 s in the etching process. ............................... 25 
Fig. 2.16. Cross-sectional SEM images of the 80 nm in line and 80 nm in space 
pattern after 48 s in the etching process. ........................................................... 25 
Fig. 2.17. Cross-sectional SEM images of the 420 nm in line and 80 nm in space 
pattern after 30 s in the etching process. ........................................................... 26 
Fig. 2.18. Cross-sectional SEM images of the 50 nm in line and 50 nm in space mask 
pattern after the dry etching of SiO2. ................................................................. 27 
Fig. 2.19. Cross-sectional SEM images of the 80 nm in line and 80 nm in space mask 
pattern after the dry etching of SiO2. ................................................................. 28 
Fig. 2. 20. Cross-sectional SEM images of the 420 nm in line and 80 nm in space 
mask pattern after the dry etching of SiO2. ....................................................... 28 
Fig. 2.21. Cross-sectional SEM images of the 50 nm in line and 50 nm in space mask 
pattern after the ashing process. ........................................................................ 29 
Fig. 2.22. Cross-sectional SEM images of the 80 nm in line and 80 nm in space mask 
pattern after the ashing process. ........................................................................ 29 
Fig. 2.23. Graph of the residual layer thickness with the etching time. ................. 30 
Fig. 2.24. Observed points by SEM on a 2-inch wafer. ............................................. 31 
Fig. 2.25. Cross-sectional SEM images of the SiO2 mask at (a) 4 mm, (b) 11 mm, (c) 
12 mm, and (d) 19 mm from center of a 2-inch wafer. ....................................... 31 
Fig. 2.26. SEM images of top-view in the mask pattern (a) before and (b) after the 
etching process. ..................................................................................................... 33 
Fig. 2.27. Magnification of the top-view in the mask pattern. ................................. 33 
Fig. 2.28. Cross-sectional SEM images of (a) the facet structures, (b) the GaN layer 
List of figures and tables 
VII 
 
growing, and (c) magnification of the facet structures on the 50 nm in line and 
50 nm in space mask pattern. ............................................................................. 34 
Fig. 2.29. Decay curve at room temperature. ............................................................ 36 
Fig. 2.30. PL spectra of the nano-channel FIELO GaN template, MOCVD GaN 
template and freestanding HVPE GaN substrate. ............................................ 37 
 
Chapter 3 
Fig. 3.1. Concept for dependence of crystallinity on the nano-facet structure. ....... 41 
Fig. 3.2. Cross-sectional SEM images of SiO2 nano-mask patterns of (a) sample A, 
(b) sample B, (c) sample C and (d) sample D. ..................................................... 42 
Fig. 3.3. Cross-sectional SEM images of (a) the facet structures and (b) the GaN 
layer grown on sample A (aperture ratio: 0.46). ................................................. 43 
Fig. 3.4. Cross-sectional SEM images of (a) the facet structures and (b) the GaN 
layer grown on sample C (aperture ratio: 0.15). ................................................ 43 
Fig. 3.5. SEM images by bird view of the GaN grown on sample D at (a) early growth 
stage and (b) middle growth stage. ..................................................................... 45 
Fig. 3.6. TEM image of the GaN layer grown on sample D. ..................................... 45 
Fig. 3.7. Illustration of crystalline tilting caused by overgrowth region. ................ 45 
Fig. 3.8. AFM image of the etch pits on the template on sample C. ........................ 46 
Fig. 3.9. Concept of (a) 1D mask structure and (b) 2D mask structure. .................. 48 
Fig. 3.10. Cross-sectional SEM images of the GaN layer grown on the 2D mask 
structure (a) at the early growth stage and (b) at the middle growth stage. ... 49 
Fig. 3.11. (a) Top and (b) cross-sectional SEM images of the GaN layer at the early 
growth stage. ......................................................................................................... 49 
Fig. 3.12. Illustration of crystal structure of GaN..................................................... 50 
Fig. 3.13. Photograph of the 2-inch GaN template on 2D mask structure. ............. 51 
Fig. 3.14. Cross-sectional TEM images of the (a) bright field and dark field taken (b) 
with the g = [11
－
00] and (c) with g = [0002]. ........................................................ 52 
Fig. 3.15. An AFM image of the etch pits on the template with the 2D SiO2 mask. 53 
Fig. 3.16. XRC of the GaN layer grown on 1D mask structure. ............................... 54 
List of figures and tables 
VIII 
 
Fig. 3.17. XRC of the GaN layer grown on the 2D mask structure.......................... 55 
 
Chapter 4 
Fig. 4.1. Concept of VUV/O3 treatment. ..................................................................... 59 
Fig. 4.2. Schematic illustration of an upper Si chip with Au bumps and a lower Si 
chip with a vapor-deposited Au layer. ................................................................. 60 
Fig. 4.3. Schematic diagram of process for fabrication of Au bumps: (a) EB 
evaporation of seed layers, (b) Photolithography, (c) Electroplating of Au, (d) 
Removal of resist and € Ar ion milling of seed layers. ....................................... 61 
Fig. 4.4. (a) Optical micrograph of the chip with Au bumps and (b) SEM image of a 
single Au bump. .................................................................................................... 61 
Fig. 4.5. Cross-sectional illustration of the VUV/O3 treatment system................... 62 
Fig. 4.6. Cross-sectional illustration of a bonding system. ....................................... 63 
Fig. 4.7. (a) Cross-sectional illustration and (b) photograph of a die shear test setup.
 ............................................................................................................................... 64 
Fig. 4.8. AFM images of (a) the Au surface vapor-deposited on the substrate and (b) 
the Au bump surface without the VUV/O3 treatment. ...................................... 66 
Fig. 4.9. AFM images of (a) the Au surface vapor-deposited on the substrate and (b) 
the Au bump surface with the VUV/O3 treatment. ............................................ 66 
Fig. 4.10. XPS narrow-scan spectra of (a) C 1s and (b) Au 4f for the Au surfaces 
vapor-deposited on the substrate with and without the VUV/O3 treatment. .. 67 
Fig. 4.11. XPS narrow-scan spectra of (a) C 1s and (b) Au 4f for the Au bump surfaces 
with and without the VUV/O3 treatment. .......................................................... 67 
Fig. 4.12. (a) Dependence of water contact angles on the treatment time and (b) 
Photographs of water droplets on the Au surfaces before and after the 5-min 
VUV/O3 treatment. ............................................................................................... 68 
Fig. 4.13. SEM images of fracture surfaces of (a) the Au surface vapor-deposited on 
the substrate and (b) the chip with Au bumps. .................................................. 69 
Fig. 4.14. Cross-sectional SEM images of (a) the sample bonded for 10 min and (b) 
the bonding interface of the sample. ................................................................... 70 
List of figures and tables 
IX 
 
Fig. 4.15. Cross-sectional SEM images of (a) the sample bonded for 20 min and (b) 
the bonding interface of the sample. ................................................................... 70 
 
Chapter 2 
Table 2.1. Parameters of the nano-sripe mold pattern. ......................................................... 16 
Table 2.2. UV nanoimprinting conditions. .......................................................................... 16 
Table 2.3. Etching condition in removal of residual layer. ................................................... 18 
Table 2.4. Etching condition in dry etching of SiO2. ........................................................... 18 
Table 2.5. Etching condition in ashing of resin remaining on the mask. ................................ 18 
Table 2.6. GaN growth condition in nano-channel FIELO method. ...................................... 20 
Table 2.7. Average pattern heights, space widths and residual layer thicknesses. ................... 22 
Table 2.8. 50 nm in line and 50 nm in space pattern size after UV-NIL. ................................ 23 
Table 2.9. 80 nm in line and 80 nm in space pattern size after UV-NIL. ................................ 24 
Table 2.10. 80 nm in line and 420 nm in space pattern size after UV-NIL. ............................ 24 
Table 2.11. Sizes of 50 nm in line and 50 nm in space pattern after removing the residual layers.
 ............................................................................................................................... 26 
Table 2.12. Sizes of 80 nm in line and 80 nm in space pattern after removing the residual layer.
 ............................................................................................................................... 26 
Table 2.13. Sizes of 80 nm in line and 80 nm in space pattern after removing the residual layer.
 ............................................................................................................................... 26 
Table 2.14. Etching rate and optimized etching time of the three samples. ............................ 27 
Table 2.15. Sizes of mask patterns after the dry etching of the SiO2 layers. ........................... 28 
Table 2.16. Sizes of the mask patterns after the ashing process. ........................................... 30 
Table 2.17. Channel widths and pattern heights at the different points on a 2-inch wafer. ....... 32 
Table 2.18. Dislocation density of the nano-channel FIELO GaN ........................................ 35 
 
Chapter 3 
Table 3.1. Sizes of mask patterns with different aperture ratio.............................................. 42 
Table 3.2. Dislocation densities estimated by etch pit density measurement. ......................... 46 
Table 3.3. Dislocation densities estimated by etch pit density measurement. ......................... 53 
List of figures and tables 
X 
 
Chapter 4 
Table 4.1. Conditions of the VUV/O3 treatment. ................................................................. 62 
Table 4.2. Bonding conditions. .......................................................................................... 63 
Table 4.3. Surface elemental composition results of the Au surfaces vapor-deposited on the 
substrate................................................................................................................... 68 
Table 4.4. Surface elemental composition results of the Au bump surfaces. .......................... 68 
Table 4.5. Shear strengths of samples bonded with and without the VUV/O3 treatment.......... 69 
 
 
  
List of abbreviations 
XI 
 
List of abbreviations 
 
AFM  Atomic force microscopy 
CTE  Coefficient of thermal expansion 
CVD  Chemical vapor deposition 
EB  Electron beam 
ELO  Epitaxial lateral overgrowth 
FIELO  Facet-initiated epitaxial lateral overgrowth 
HVPE  Hydride vapor phase epitaxy 
ICP  Inductive coupled plasma 
LED  Light emitting diode 
MOCVD  Metal organic chemical vapor deposition 
PET  Polyethylene terephthalate 
PL  Photoluminescence 
RMS  Root mean square 
SEM  Scanning electron microscopy 
TEM  Transmission electron microscopy 
UV-NIL  Ultraviolet nanoimprint  
VUV/O3  Vacuum ultraviolet irradiation under oxygen gas 
WCA  Water contact angle 
XPS  X-ray photoelectron spectroscopy 
XRC  X-ray rocking curve 
  
Chapter 1 Introduction 
1 
 
Chapter 1  
Introduction 
 
1.1 Challenges in high efficiency GaN-based LEDs 
   
GaN-based LEDs [1-9] have been widely applied in large full color displays, traffic signals, 
backlights for liquid crystal displays, and lighting illuminations. And now, further improvements 
in their optical powers and external quantum efficiencies are required for next-generation LEDs.  
Figure 1.1 illustrates structure of an InGaN-based blue LED chip. 
 
 
Fig. 1.1. Illustration for structure of an InGaN-based blue LED chip. 
 
Fig. 1.2. Illustration for a GaN layer grown by conventional MOCVD on a sapphire 
substrate. 
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. As shown in Fig. 1.2, typically, a GaN layer is grown on a planar sapphire substrate by 
heteroepitaxial technique such as MOCVD because single crystal GaN substrates are still 
expensive. However, such a GaN layer tends to exhibit highly threading dislocations of more than 
108 or 109 /cm2, owing to large lattice mismatch (13%) between a GaN layer and a sapphire 
substrate as well as difference in each thermal expansion coefficient [10]. As for an LED chip, 
threading dislocations in a GaN layer also start from the interface between a GaN layer and a 
sapphire substrate, and reach to InxGa1-xN/GaN multiple quantum well structure. The dislocations 
act as non-radiative recombination centers of electron-hole pairs [11]. This leads to reduction of 
radiative recombination rate, which is one cause of decreasing internal quantum efficiency.  On 
the other hand, there is a problem of thermal damages during LED packaging process, 
which is one cause of decreasing light extraction efficiency.  Furthermore, high 
temperature bonding causes thermal stress due to CTE (coefficient of thermal expansion) 
mismatch between a LED chip and a packaging substrate.  Therefore, a GaN template 
with high quality and packaging process at low temperature are necessary for high 
efficiency LEDs.  
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1.2 Conventional method 
1.2.1 FIELO method 
 
  Many researchers have focused on reduction of dislocations in a GaN layer for improving 
external quantum efficiency. Selective area growth and epitaxial lateral overgrowth (ELO) over 
insulator films are promising techniques to obtain a high quality epitaxial layer with a low 
dislocation density [12-13]. One of these methods is FIELO (facet-initiated epitaxial lateral 
overgrowth) which has been proposed by Usui et al. (1997) [14]. Principle of the FIELO 
method is shown in Fig. 1.3. In the FIELO method, firstly, a line-shaped SiO2 mask with 
micrometer size is patterned on a GaN/sapphire substrate by conventional 
photolithography technique. Thickness of the GaN layer is several micrometers and 
direction of the mask stripe is [112
―
0]. Next, GaN growth starts through micron-sized 
channels, and subsequently facet structures are formed. During this process, 
dislocations are bended due to the facet formation. Finally, the surface of GaN becomes 
flat by embedding the gap between the facet structures. By coalescence of the facet 
structures, dislocations form closed loops. It results in reduction of threading dislocations. 
Through using this method, Usui et al. successfully reduced dislocation density to 6×
107 /cm2 in the growth thickness of 140 μm. Therefore, more than 90% of dislocations decreased 
compared to use of conventional MOCVD method. Although surface planarization was also 
achieved by combining the neighboring facet structures and by burying the gap between 
them, over 100 µm growth was required. If the growth thickness becomes thinner, low 
cost and high throughput in production can be achieved. However, poor dislocation 
reduction effect will be caused by low density facet formation.  
  To overcome weakness in the conventional FIELO method, novel crystal growth method, 
“Nano-channel FIELO method”, is proposed in this research [15-17]. 
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(a) 
                   
 
                               (b) 
Fig. 1.3. Illustrations for principle of the FIELO method. (a) Facet formation and (b) 
Embedded growth. 
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1.2.2 Conventional low temperature bonding 
 
Low-temperature bonding is important for LED packaging in order to avoid various problems 
arising at high temperatures, such as thermal damages to LED chips and encapsulating materials, 
and thermal stress due to difference in CTEs. 
On the other hand, in the LED packaging technology, high thermal resistance has 
been required for materials in high power LEDs. Solder has been widely used for 
conventional packaging at low temperature [18]. However, bonding temperature 
increases by using high melting solder material with high thermal resistance. In contrast, 
Au-Au bonding is suitable for achieving both low temperature bonding and high thermal 
resistance. 
 Conventionally, proposed low-temperature Au–Au bonding techniques have included 
plasma irradiation [19] or ultrasonic bonding [20], as shown in Fig. 1.4. However, plasma 
irradiation cleaning requires vacuum condition (pressure less than 10 Pa) [21], which reduces 
throughput of bonding process. And it is difficult to bond large chips with using ultrasonic 
bonding because ultrasonic vibration is not dispersed on each bump uniformly. Moreover, the 
ultrasonic vibration cannot align chips with a high degree of accuracy. 
 
 
 
(a)                                  (b) 
Fig. 1.4. Conventional Au-Au bonding using (a) plasma irradiation or (b) ultrasonic 
bonding 
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1.3 Research concept 
1.3.1 Nano-channel FIELO method 
 
In the selective growth method, it is required to enhance the dislocation reduction attributed to 
dislocation bending at early growth stage for achieving a low dislocation GaN template with thin 
growth thickness. The dislocations are bended owing to the facet growth. Therefore, scaling down 
the initial facet size from micrometer to nanometer is considered to be strongly effective to reduce 
dislocations in the early growth stage.  
The nano-channel FIELO method with nano-facet formation is proposed to achieve high 
dislocation reduction effect for thin growth thickness.  Concept of the nano-channel FIELO 
method is shown in Fig. 1.5. In this method, nano-sized channels (< 100 nm) are fabricated within 
SiO2 mask structures followed by nano-sized facet formation. Compared to the conventional 
FIELO method, the channel width is decreased to 100 nm from 6 µm. Therefore, high density 
nano-facet structures can be formed. It leads to enhance dislocation reduction effect by combining 
the neighboring nano-facets for thin growth thickness. 
In this research, damageless nano-mask fabrication suitable for nano-facet formation is achieved. 
In addition, the nano-mask structure suitable for dislocation reduction is revealed dependence of 
crystal quality on the initial nano-facet structures. 
 
Fig. 1.5. Illustrations for concept of the nano-channel FIELO method. 
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1.3.2 Low temperature Au-Au bonding 
   
Vacuum ultraviolet irradiation treatment in presence of oxygen gas (VUV/O3) can prevent 
problems in conventional Au-Au bonding [22]. Concept of this treatment is to remove carbon-
based organic contaminants by using oxygen radicals excited by VUV, thus causing oxidative 
degradation and volatilization of the contaminants (Fig. 1.6). This treatment causes no serious 
damage to cleaned parts, and can be used for wafer-level cleaning. In addition, the treatment 
system needs only low-vacuum condition (pressure of 30 kPa). So, throughput of the bonding 
process can be higher than that obtained through plasma irradiation cleaning. In this research, the 
VUV/O3 treatment is studied as technique for reducing the Au–Au bonding temperature [23-24]. 
 
 
 
Fig. 1.6. Illustration for concept of the VUV/O3 treatment. 
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Chapter 2  
Nano-mask fabrication for the nano-channel 
FIELO method 
 
           
This chapter presents a SiO2 nano-mask fabrication method for nano-facet formation 
of GaN in the nano-channel FIELO and its evaluation.  SEM observations indicate that 
uniform nano-channels are successfully fabricated in the SiO2 mask by UV-NIL and ICP 
etching. The nano-facet structures are clearly developed through the nano-channels all 
over the GaN growth area. The result means that nano-channels are successfully 
fabricated without any damage by the proposed fabrication process. Etch pit density 
measurement of the fabricated template reveals that its dislocation density is 8.5 × 107 
/cm2 in the growth thickness of 20 µm, which is 15% of GaN thickness by the 
conventional FIELO. In addition, PL measurements show that PL intensity of the GaN 
template is higher than that by the conventional MOCVD. These results indicate that 
crystal quality of the fabricated GaN template is high. Therefore, the nano-channel 
FIELO method based on the nano-facet formation is highly effective in reducing 
dislocation densities of the GaN template with thin growth thickness, which is making 
them suitable for applications in next-generation GaN-based LEDs. 
          
           
The contents of this chapter have been published in our following journal 
papers: 
 
J. Photopolym. Sci. Technol., 26 (2013) 69. 
Jpn. J. Appl. Phys., 52 (2013) 08JB02. 
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2.1 Introduction 
 
In Chapter 2, a nano-mask fabrication process suitable for nano-facet formation is proposed.  
And effects of the nano-facet structure on growing GaN are investigated. 
As described in Chapter 1, it is necessary to minimize the initial facet structure for growing a 
GaN thin film with low dislocation density. To achieve the low dislocation density, fabrication 
process of the nano-mask structure composed of nanometer-sized masks and channels is 
suggested. In order to grow GaN through the nano-channels and form uniform nano-facet 
structure all over the GaN growth area, following challenges in the nano-mask fabrication are 
examined. The first challenge is to uniform the nano-mask. This leads to equally sized nano-facet 
formation all over the growth area. The second one is to fabricate a complete GaN buffer layer 
without any damage on the nano-channels. Surface condition of the channels is important to start 
the GaN growing. To accomplish these challenges, the following fabrication methods are 
suggested. First, UV-NIL (ultra violet nano imprint lithography) is used for resin-patterning on a 
SiO2 layer to realize uniform the nano-mask structure. Additionally, in order to pattern the nano-
mask structure with a uniform residual layer on a convex upward substrate, which is due to a 
difference of CTE between GaN and a sapphire substrate, mold by a flexible film is applied. 
Finally, dry etching conditions are optimized for obtaining a low-damaged channel surface. 
 
 
 
Fig. 2.1. Illustration of requirement for nano-channels.  
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2.2 Fabrication process 
 
Process for fabricating the GaN template is shown schematically in Fig. 2.2.  
First, a UV curable resin is spin-coated on a 2-inch c-plane sapphire substrate on which a 50-
nm-thick SiO2 layer and a 2-μm-thick GaN layer are previously deposited. The SiO2 layer was 
deposited by plasma CVD and the GaN layer was grown by MOCVD. Then, a line and space 
pattern with 100 nm in depth is formed on the resin by UV-NIL using a PET mold which is 
demolded manually. After the residual layer is removed, the SiO2 mask is fabricated by ICP 
(inductively coupled plasma) etching followed by ashing of the resin remaining on the mask.  
Finally, GaN grows through the nano-channels of the mask, and then forms the facet structure.  
During the growth of GaN, the surface of the substrate keeps flat, resulting in a continuous GaN 
layer.   
 
 
Fig. 2.2. Schematic illustrations for the template fabrication process. 
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  We use the UV-NIL technology to fabricate uniform the nano-channels within the SiO2 mask 
structure. The UV-NIL has three steps. First, The UV curable resin is spin-coated on a substrate 
(Fig. 2.2 (1)) and then the nano-imprint mold is pressed with exposuring UV light (Fig. 2.2 (2)).  
Finally, the mold is released from the resin (Fig. 2.3 (3)). Compared to conventional scanning 
nano-structure-writing technologies, such as EB lithography or ion beam lithography, the UV-
NIL [1-4] is a low cost and high throughput technique, and easier to extend pattern area, because 
the conventional lithography methods need vacuum condition and have a limited writing field to 
several hundred micrometers. In order to apply nano-patterning technology to the GaN growth 
and evaluate its crystallinity, at least a centimeter square patterning area is required. In addition, 
as shown in Fig. 2.3, the conventional lithography methods cannot switch any fields accurately 
enough to connect two channels whose width is less than 100 nm. 
  In the UV-NIL process, the mold made of a PET film is pressed into the UV-curable resin. 
Figure 2.4 shows a schematic illustration of the substrate, and Fig. 2.5 shows the UV-NIL using 
a flexible PET film mold and a quartz mold. Since the substrate is convex and bent upward 
owing to the difference in the CTE between GaN and the sapphire substrate, the quartz mold 
could not fit the substrate. For this reason, the resin cannot be pressed uniformly. This will lead 
to differences of residual layer thickness in each position. Such differences will result in SiO2 
residue after the etching process, and thus obstruct the growth of GaN through the nano-channels. 
The PET film mold, however, is flexible and it can fit the substrate by optimizing applied 
pressure, which allows the formation of a uniform residual layer. 
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Fig. 2.3. Illustration for mechanism of low stitching accuracy by using scanning nano-
structure-writing tools. 
 
 
Fig. 2.4. Schematic illustration for the convex upward substrate. 
 
 
Fig. 2.5. UV-NIL using flexible PET film mold and quartz mold. 
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2.3 Experimental condition 
2.3.1 UV-NIL process 
  
In the UV-NIL process, firstly, pattern size and uniformity in the residual layer are evaluated.  
Next, fabrication of various-sized nano-patterns is examined. 
The mold pattern and pattern parameters are shown in Fig. 2.6 and Table 2.1. The uniformity 
in the residual layer is evaluated using a 2-inch wafer with a lattice pattern mold (Fig. 2.6 (a)).  
Fabrication of various-sized nano-patterns is examined by using a 2-inch wafer with a nano-stripe 
pattern mold (Fig. 2.6. (b)). The patterned area of the nano-stripe mold pattern is located at the 
center of the wafer, and the orientation of the pattern stripe is [112
―
0]. 
                      
 
(a) 
 
(b) 
Fig. 2.6. Illustration of the molds with (a) lattice pattern over 2-inch wafer and (b) 
various nano-stripe pattern. 
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  Table 2.1. Parameters of the nano-sripe mold pattern.    
  Sample 1  Sample 2  Sample 3  
Line  50 nm   80 nm   420 nm 
Pitch  100 nm   160 nm   500 nm 
Pattern area 25 mm × 25mm  15 mm × 15mm  15 mm × 15mm  
 
    The UV curable resin for the PET film mold and for spin-coating on the substrate is 
NIF-A-1(Asahi Glass Co., Ltd.) [5,6]. A schematic illustration of the machine (ST50, 
TOSHIBA MACHINE Co., Ltd.) is shown in Fig. 2.7 and UV-NIL conditions are shown in Table 
2.2. 
 
Fig. 2.7. Schematic illustration of UV-NIL system.  
 
   Table 2.2. UV nanoimprinting conditions.       
 Parameter    Conditions    
 UV wavelength    365 nm 
 Exposure dose    400 mJ/cm2 
 Applied pressure    3 MPa 
 Chamber pressure    1000 Pa 
 Temperature    R. T. (24 ˚C)     
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2.3.2 Dry etching 
   
After UV curable resin is patterned by nano-imprinting process, the imprinted patterns are used 
as an etching mask to transfer the nano-channels precisely into an underlying SiO2 layer by ICP 
etching, which is performed using a RIE-101iPH system (SAMCO Inc.), as shown in Fig. 2.8. 
Figure 2.9 shows the etching process consists of three steps: (a) removal of the residual layer, (b) 
dry etching of the SiO2 layer, and (c) ashing of the resin remaining on the mask. The etching 
conditions of each process are shown in Table 2.3, Table 2.4 and Table 2.5, respectively. 
 
Fig. 2.8. Photograph of ICP-RIE equipment (RIE-101iPH). 
 
         
(a)                                          (b) 
 
(c)  
Fig. 2.9. Schematic illustration for dry etching process: (a) removal of the residual layer, 
(b) dry etching of the SiO2 layer, and (c) ashing of the resin remaining on the mask. 
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   Table 2.3. Etching condition in removal of residual layer.   
 Parameters    Conditions        
 Gas  O2   5 sccm 
 RF  ICP   50 W 
   BIAS   20 W 
 Pressure  1st   1.5 Pa 
   2nd   1.0 Pa       
 
 
  Table 2.4. Etching condition in dry etching of SiO2.       
 Parameters    Conditions        
 Gas  C3F8   20 sccm 
   O2   1 sccm 
 RF  ICP   300 W 
   BIAS   50 W 
 Pressure  1st   1.0 Pa 
   2nd   1.0 Pa          
 
     Table 2.5. Etching condition in ashing of resin remaining on the mask.   
 Parameters    Conditions            
 Gas  O2   50 sccm 
 RF  ICP   300 W 
   BIAS   0 W 
 Pressure  1st   5.0 Pa 
 2nd     5.0 Pa               
 
As shown in Table 2.3, Table 2.4 and Table 2.5, we use O2-based etching process to 
remove the residual layer; C3F8-based etching process to transfer the nano-channels into 
the SiO2 layer, and a brief O2-based ashing process to clean a surface of the SiO2 mask. 
Etching selectivity of SiO2 to UV curable resin is 1.1 in the C3F8-based etching process. 
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Additionally, during the ashing process, BIAS power is set to 0 W for the sake of stopping 
additional side etching of the SiO2 mask. 
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2.3.3 Crystal growth 
   
GaN crystal growth is carried out on the fabricated SiO2 mask by HVPE (hydride vapor phase 
epitaxy) [7-8]. Compared to conventional MOCVD, less impurity remains in a grown GaN layer 
by HVPE. A schematic illustration of the HVPE system is shown in Fig. 2.10. During the crystal 
growth of GaN, the following chemical reactions are occurred. 
1. 2𝐺𝑎 + 2𝐻𝐶𝑙 → 2𝐺𝑎𝐶𝑙 + 𝐻2 
2. 𝐺𝑎𝐶𝑙 + 𝑁𝐻3 → 𝐺𝑎𝑁 + 𝐻2 +𝐻𝐶𝑙 
  The growth condition is shown in Table 2.6. GaCl flow rate is optimized to enhance the facet 
formation through the nano-channels at early growth stage. 
 
Fig. 2.10. Schematic illustration of the HVPE equipment. 
 
     Table 2.6. GaN growth condition in nano-channel FIELO method.   
  Parameters   Conditions    
Temperature   1040 C   
Partial pressure of NH3  0.02 MPa   
  Partial pressure of GaCl  0.001-0.002 MPa    
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2.4 Results and discussion 
2.4.1 UV-NIL 
 
  First, uniformity of the pattern and the residual layer on a 2-inch wafer are evaluated by SEM. 
 Figure 2.11 shows cross-sectional SEM images of the nano-imprinted pattern made of UV 
curable resin at different points on the 2-inch wafer. The observed points are 3 of 4 mm, 11 mm, 
and 20 mm distant from the wafer center, respectively. Average pattern height, space width and 
residual layer thickness at each point obtained from the SEM images are shown in Table 2.10. 
  As shown in Fig. 2.11 and Table 2.7, a uniform residual layer with thickness of 12~14 nm is 
formed all over the 2-inch wafer with a curved surface. Generally, controlling resin flow becomes 
difficult as patterning area expands. In this method, pattern uniformity is realized by using the 
flexible PET film mold and optimizing applied pressure. 
 
 
Fig. 2.11. Cross-sectional SEM images of the nano-imprinted nano-lattice pattern made 
of UV curable resin at different points on a 2-inch wafer. 
 
Chapter 2 Nano-mask fabrication for  
the nano-channel FIELO method 
22 
 
 Table 2.7. Average pattern heights, space widths and residual layer thicknesses.  
Distance from the substrate center Height Space width Residual layer thickness  
4 mm    77 nm 77 nm  12 nm 
11 mm    86 nm 87 nm  14 nm 
20 mm    90 nm 79 nm  12 nm        
(N = 3) 
   
Next, various-sized nano-stripe patterns are examined. Figure 2.12, Fig. 2.13, and Fig. 2.14 
show cross-sectional SEM images of the imprinted patterns. Measured values in three kinds of 
the imprinted patterns are shown in Table 2.8, Table 2.9, and Table 2.10, respectively. 
As shown in Table 2.8, Table 2.9, and Table 2.10, all the residual layer thicknesses are between 
21 nm and 31 nm. It means that thin and uniform residual layers are realized by using the PET 
film mold. In addition, as for patterns of 50 nm L&S and 80 nm L&S, the mold patterns are 
successfully transferred to the UV curable resin in error with less than 10%. However, as for a 
pattern of 80 nm in line and 420 nm in space, the errors in space and height are larger than that of 
other patterns. This is because pitches of the mold pattern are wider than that of the other.  
Furthermore, the mold is composed of resin and a PET film. Therefore, the mold pattern is pressed 
during the nano-imprint process, resulting in spreading space and shrinking height. 
 
(a)                                       (b) 
Fig. 2.12. Cross-sectional SEM images of the 50 nm in line and 50 nm in space pattern 
imprinted on the UV curable resin. 
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(a)                                      (b) 
Fig. 2.13. Cross-sectional SEM images of the 80 nm in line and 80 nm in space pattern 
imprinted on the UV curable resin. 
 
(a)                                      (b) 
Fig. 2.14. Cross-sectional SEM images of the 80 nm in line and 420 nm in space pattern 
imprinted on the UV curable resin. 
 
 
  Table 2.8. 50 nm in line and 50 nm in space pattern size after UV-NIL.   
    Line Space Height Residual layer thickness   
Mold design  50 nm 50 nm 100 nm ― 
Measured value  47 nm 52 nm 96 nm 26 nm 
 Error   6% 4% 3% ―                 
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   Table 2.9. 80 nm in line and 80 nm in space pattern size after UV-NIL.   
    Line Space Height Residual layer thickness   
Mold design  80 nm 80 nm 100 nm ― 
Measured value  76 nm 80 nm 72 nm 31 nm 
 Error   5% < 1% 28% ―                 
 
 
  Table 2.10. 80 nm in line and 420 nm in space pattern size after UV-NIL.   
    Line Space Height Residual layer thickness   
Mold design  420 nm 80 nm 100 nm ― 
Measured value  402 nm 101 nm 59 nm 21 nm 
 Error   2% 26% 41% ―                 
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2.4.2 Dry etching 
 
Figure 2.15, Fig. 2.16, and Fig. 2.17 show cross-sectional SEM images of the imprinted patterns 
after removal of residual layers. Measured values in three kinds of the patterns after removal of 
residual layers are shown in Table 2.11, Table 2.12, and Table 2.13, respectively.  
 
(a)                                      (b) 
Fig. 2.15. Cross-sectional SEM images of the 50 nm in line and 50 nm in space pattern 
after (a) 90 s and (b) 120 s in the etching process. 
 
(a)                                      (b) 
Fig. 2.16. Cross-sectional SEM images of the 80 nm in line and 80 nm in space pattern 
after 48 s in the etching process. 
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(a)                                      (b) 
Fig. 2.17. Cross-sectional SEM images of the 420 nm in line and 80 nm in space pattern 
after 30 s in the etching process. 
 
 
Table 2.11. Sizes of 50 nm in line and 50 nm in space pattern after removing the residual layers. 
    Line Space Height Residual layer thickness    
Before etching  47 nm 52 nm 96 nm ― 
After 90 s etching  48 nm 49 nm 70 nm 11 nm 
 After 120 s etching 29 nm 73 nm 53 nm ―                
 
Table 2.12. Sizes of 80 nm in line and 80 nm in space pattern after removing the residual layer. 
    Line Space Height Residual layer thickness   
Before etching  76 nm 80 nm 72 nm 31 nm 
 After 48 s etching  70 nm 87 nm 68 nm 15 nm                   
 
 
Table 2.13. Sizes of 80 nm in line and 80 nm in space pattern after removing the residual layer.  
    Line Space Height Residual layer thickness    
Before etching  402 nm 101 nm 59 nm 21 nm 
 After 30 s etching  413 nm 70 nm 50 nm 16 nm                    
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  To optimize the etching time, the etching rate of each sample is calculated by comparing the 
residual layer thicknesses before and after the etching process. The etching rate and the optimized 
etching time are shown in Table 2.14. 
 
  Table 2.14. Etching rate and optimized etching time of the three samples.    
 Sample    Etching rate Etching time   
Line: 50 nm, Space: 50 nm  0.93 nm/s 104 s 
Line: 80 nm, Space: 80 nm  0.56 nm/s 56 s 
 Line: 420 nm, Space: 80 nm  0.143 nm/s 60 s    
 
After removal of the residual layer process, dry etching of an SiO2 layer is carried out.  
Etching rate of the SiO2 layer is about 1.8 nm/s and the etching time is 40 s.  
 Figure 2.18, Fig. 2.19, and Fig. 2.20 show cross-sectional SEM images of the SiO2 mask 
patterns after the SiO2 dry etching process. Measured sizes of the mask patterns are shown in 
Table 2.15. As shown in Fig. 2.18, Fig. 2.19, and Fig. 2.20, SiO2 openings are completely etched 
and GaN surfaces appear at the nano-channels. For 420 nm in line and 80 nm in space pattern, 
height of the SiO2 mask pattern is 47 nm. The result means that the resin on the mask is completely 
etched after the dry etching of SiO2. Therefore, only the 50 nm L&S and 80 nm L&S mask pattern 
require ashing process. 
 
(a)                                      (b) 
Fig. 2.18. Cross-sectional SEM images of the 50 nm in line and 50 nm in space mask 
pattern after the dry etching of SiO2. 
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(a)                                      (b) 
Fig. 2.19. Cross-sectional SEM images of the 80 nm in line and 80 nm in space mask 
pattern after the dry etching of SiO2.  
 
(a)                                      (b) 
Fig. 2. 20. Cross-sectional SEM images of the 420 nm in line and 80 nm in space mask 
pattern after the dry etching of SiO2. 
 
  Table 2.15. Sizes of mask patterns after the dry etching of the SiO2 layers.   
Sample      Mask width Channel width Mask height with resin    
Line: 50 nm, Space: 50 nm    48 nm 50 nm  66 nm (50 nm + 16 nm) 
Line: 80 nm, Space: 80 nm    89 nm 73 nm  83 nm (50 nm + 33 nm) 
Line: 420 nm, Space: 80 nm    421 nm 66 nm  47 nm (no resin)         
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  Finally, Figure 2.21, and Fig. 2.22 show cross-sectional SEM images of the SiO2 mask 
patterns after the ashing process. The ashing time is 30 s. Measured sizes of the mask pattern are 
shown in Table 2.16. After the ashing process, remaining resin on the mask is etched, and no side 
etching of the opening is observed. These results prove that the uniform SiO2 mask pattern is 
successfully fabricated and that the error in this case is less than 10%. 
 
(a)                                      (b) 
Fig. 2.21. Cross-sectional SEM images of the 50 nm in line and 50 nm in space mask 
pattern after the ashing process. 
 
(a)                                      (b) 
Fig. 2.22. Cross-sectional SEM images of the 80 nm in line and 80 nm in space mask 
pattern after the ashing process. 
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      Table 2.16. Sizes of the mask patterns after the ashing process.        
 Sample      Mask width Opening width Mask height     
Line: 50 nm, Space: 50 nm    49 nm 55 nm  49 nm 
 Line: 80 nm, Space: 80 nm    89 nm 73 nm  54 nm          
 
Next, uniformity of the pattern is examined using the nano-lattice pattern all over a 2-inch wafer. 
The etching conditions are determined based on the dry etching result of the nano-stripe patterns.  
Figure 2.23 shows changes in residual layer thickness with different etching times during 
removal of the residual layer process. The result shows that etching rate of the residual layer is 0.16 
- 0.2 nm/s.  By using this result, the etching time is optimized to 90 s. 
 
 
Fig. 2.23. Graph of the residual layer thickness with the etching time. 
 
  The SiO2 etching time is determined as 45 s. And the SiO2 etching rate is about 1.8 nm/s.  However, 
we overetch SiO2 a little. This is because the SiO2 layer at the opening must be etched completely all 
over a 2-inch wafer. The ashing time is set to 15 s. 
  Figure 2.24 and Fig. 2.25 show observed points of the mask on a 2-inch wafer and cross-sectional 
SEM images of the SiO2 mask. Channel widths and pattern heights obtained from the SEM images 
are shown in Table 2.17. 
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Fig. 2.24. Observed points by SEM on a 2-inch wafer. 
 
 
(a)                                     (b) 
(c)                                     (d) 
Fig. 2.25. Cross-sectional SEM images of the SiO2 mask at (a) 4 mm, (b) 11 mm, (c) 12 
mm, and (d) 19 mm from center of a 2-inch wafer. 
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   Table 2.17. Channel widths and pattern heights at the different points on a 2-inch wafer.  
Parameter  Observation points 
   (a)  (b)  (c)  (d)  
Channel width  85 nm  88 nm  87 nm  87 nm 
Mold design  80 nm  80 nm  80 nm  80 nm 
Error   6%  10%  9%  9%  
Pattern height  49 nm  48 nm  50 nm  51 nm 
Initial layer height  50 nm  50 nm  50 nm  50 nm  
Error   2%  4%  < 1%  2%  
 
  As shown in Fig. 2.25 and in Table 2.17, SiO2 is completely etched at the nano-channels all 
over the wafer and average opening width and pattern height are about 87 nm and 50 nm, 
respectively. Therefore, the mask pattern is successfully fabricated in error of less than 10%.  
Furthermore, relative standard deviations of the opening width and the pattern height are less than 
5.5%. The results mean that the uniform nano-mask patterns with completely etched nano-
channels are successfully fabricated as a result of the uniform residual layer formation. 
  Figure 2.26 shows SEM images of top view in the mask pattern before and after the etching 
processes, and Fig. 2.27 shows magnification of the SEM image. As shown in Fig. 2.26 and in 
Fig. 2.27, the mask pattern shape is unchanged from the original imprinted pattern, and no etching 
residue is observed on the mask pattern after the ashing process.  
In conclusion, the mold pattern is successfully transferred to the UV curable resin, and 
subsequently the uniform SiO2 mask is fabricated by the ICP etching. 
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(a)                                       (b) 
Fig. 2.26. SEM images of top-view in the mask pattern (a) before and (b) after the etching 
process. 
 
 
 
Fig. 2.27. Magnification of the top-view in the mask pattern.  
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2.4.3 GaN growth by nano-channel FIELO 
 
Figure 2.28 shows cross-sectional SEM images of facet structures and a GaN layer grown by 
HVPE on the 50 nm L&S mask pattern. Uniform nano-facet structures are clearly developed at 
early growth stage. It means that the uniform nano-channels are successfully fabricated on the 
GaN buffer layer without any damages. 
 
 
(a)                                   (b) 
 
 
(c) 
Fig. 2.28. Cross-sectional SEM images of (a) the facet structures, (b) the GaN layer 
growing, and (c) magnification of the facet structures on the 50 nm in line and 50 nm in 
space mask pattern. 
 
Next, we determine etch pit density by counting number of etch pits in a 20 × 20 μm area of 
the GaN layer using AFM. The determination allows its dislocation density to be estimated.  The 
etch pits are formed by dipping the wafer in 240 C etching liquid, i.e., a mixture of H2SO4 and 
H3PO4 solutions. Dislocation densities of the conventional MOCVD GaN, the FIELO GaN, and the 
nano-channel FIELO GaN estimated by their etch pit densities are summarized in Table 2.18. 
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Table 2.18. Dislocation density of the nano-channel FIELO GaN 
   compared to the conventional method.    
Sample     Growth thickness Dislocation density  
Initial substrate (MOCVD GaN/Sapphire) < 5 µm  ~ 109 /cm2 
FIELO GaN    140 µm  5  107 /cm2 
Nano-FIELO GaN    20 µm  8.5  107 /cm2   
 
  As shown in Fig. 2.28, it is confirmed that the nano-facet structure with high density is formed 
all over the growth area. Additionally, compared to the conventional FIELO method, the nano-
channel FIELO method using the nano-facet formation is successfully reducing 85% of the GaN 
growth thickness. The dislocation density less than 108 /cm2 is achieved with the growth thickness 
of 20 µm. The result means that the nano-facet formation with high density is resulted in realizing 
surface planarization and enhancing dislocation reduction effect even in thin growth thickness. 
Therefore, thinner growth thickness of GaN with low dislocation density is obtained by the nano-
channel FIELO method we propose. 
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2.4.4 Optical characterization of nano-FIELO GaN 
 
PL measurements, performed at room temperature, are used to evaluate optical properties of 
the GaN template. The second harmonic wave (= 355 nm) of a mode-locked picoseconds 
Ti:sapphire laser is used as an excitation source. The excitation power density is approximately 1 
μJ/cm2 per pulse, and the photo-excited carrier density is estimated to be 1017 /cm3. 
First, photoluminescence lifetime is evaluated by time-resolved PL measurement of the nano-
channel FIELO GaN and the FIELO GaN. As shown in Fig. 2.29, PL lifetime of the nano-channel 
FIELO GaN is more than three times as long as that of the MOCVD GaN.  Generally, PL lifetime 
(τPL) is given by 
𝜏𝑃𝐿
−1 = 𝜏𝑟
−1 + 𝜏𝑛𝑟
−1 , (2.1) 
where τr and τnr represent radiative and non-radiative recombination times, respectively. As at 
toom temperature, τnr is much longer than τr [9], PL lifetime is written as 
𝜏𝑃𝐿 ≈ 𝜏𝑛𝑟 . (2.2) 
So, measured PL lifetime is proportional to non-radiative recombination rate. Therefore, low non-
radiative recombination center density is achieved by reducing dislocation density using the nano-
channel FIELO method. 
 
 
Fig. 2.29. Decay curve at room temperature. 
Chapter 2 Nano-mask fabrication for  
the nano-channel FIELO method 
37 
 
  Next, Fig. 2.30 shows PL spectra of the nano-channel FIELO GaN, the MOCVD GaN, and a 
free-standing HVPE GaN substrate. Dislocation densities of the three samples are 8.5 × 107 /cm2, 
1.0 × 109 /cm2, and 3.0 × 106 /cm2, respectively. As shown in Fig. 2.30, the PL intensity of the 
FIELO GaN is higher than that of the MOCVD GaN. This indicates that optical quality of the 
FIELO GaN is also higher than that of the MOCVD GaN; this is owing to decrease in the 
dislocation density. Furthermore, the PL intensity of the freestanding HVPE GaN substrate is the 
lowest among the three. These results indicate that the GaN template with high crystallinity is 
fabricated by the nano-channel FIELO method. 
 
 
Fig. 2.30. PL spectra of the nano-channel FIELO GaN template, MOCVD GaN template 
and freestanding HVPE GaN substrate. 
Chapter 2 Nano-mask fabrication for  
the nano-channel FIELO method 
38 
 
2.5 Summary 
 
  In chapter 2, we achieve damageless nano-mask fabrication process suitable on a curved 
surface for the nano-facet formation. The nano-channel FIELO method using the nano-facet 
formations successfully reduces 85% of GaN growth thickness in the conventional FIELO method. 
The nano-mask structure is demonstrated by UV-NIL, and the dry etching process without any 
damage. UV-NIL process using the flexible PET film mold with optimized applied pressure is 
capable of obtaining the thin and uniform residual layer all over the patterned area. After the GaN 
growth, the nano-facets are developed through the nano-channels at early growth stage.  The 
result means that the uniform nano-channels with completely appeared GaN surfaces are 
fabricated by the dry etching process without any damages. Furthermore, dislocation density of 
8.5  107 /cm2 are achieved with the growth thickness of about 20 μm, which is 15% in the 
conventional FIELO method. The result shows that the nano-facet formation with high density 
results in both obtaining flat surfaces and enhancing dislocation reduction effect even in thin 
growth thickness. In addition, compared to the conventional MOCVD GaN template, the PL 
measurement reveals that non-radiative recombination center density, which decreases with 
dislocation density is reduced by the nano-channel FIELO method. The PL intensity is also 
increased, which is approaching the highest intensity of HVPE GaN substrate with the dislocation 
density of 3.0  106 /cm2. 
The result shows that the thin GaN template with low dislocation density is successfully 
demonstrated by the nano-channel FIELO. 
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Chapter 3  
A study for dependence of GaN crystallinity on 
nano-facet structure by nano-channel FIELO 
 
           
  This chapter describes dependence of crystallinity on nano-facet structure by 
changing facet size, density, and facet-forming direction. Effect on facet size and density 
is evaluated by using masks with different aperture-ratio. Measurement of etch pit 
density reveals that a mask with low aperture ratio is effective to reduce dislocation 
density by mask effect to block dislocations originated from underlying layer.  
However, SEM and TEM observations show that a mask width less than 1 µm is 
required for surface planarization in the nano-channel FIELO method. Furthermore, 
effect on facet-forming direction is examined by comparing 1D and 2D mask structure.  
Measurement of etch pit density and SEM observation reveal that the 2D facet structure 
is effective for reducing dislocation density owing to the 2D facet formation.  
Additionally, anisotropy occurred due to the facet formation is confirmed by XRC 
measurement. Anisotropy of the facet formation is reduced by the 2D mask structure, 
resulting in obtaining a uniform GaN layer with isotropy on a 2-inch wafer.  Therefore, 
it is revealed that mask structure suitable for improving crystallinity of GaN exists in 
the views of the nano-facet formation. 
          
           
The contents of this chapter have been published in our following journal 
papers: 
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3.1 Introduction 
 
In Chapter 3, dependence of crystallinity on nano-facet structure is investigated by using 
various nano-mask patterns.  
Generally, crystallinity of grown GaN is highly affected by original facet formation.  
Therefore, it is important to examine crystalline differences in the nano-channel FIELO GaN by 
changing facet size, density and facet-forming direction.  
First, mask patterns with various aperture ratios are used for determining effects on the facet 
size and the density.  Next, mask patterns with different nano-channel directions are applied to 
observe effects on the facet-forming directions. 
 
 
 
Fig. 3.1. Concept for dependence of crystallinity on the nano-facet structure. 
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3.2 Evaluation of dependence of crystallinity on facet size and density 
3.2.1 Mask design 
 
  In order to evaluate dependence of crystallinity on facet size and density, SiO2 nano-mask 
structures are preparedas shown in Fig. 3.2. The nano-masks are also summarized in Table 3.1.  
Four kinds of mask patterns with different aperture ratios are fabricated as same in Chapter 2. 
 
 
Fig. 3.2. Cross-sectional SEM images of SiO2 nano-mask patterns of (a) sample A, (b) 
sample B, (c) sample C and (d) sample D. 
 
  Table 3.1. Sizes of mask patterns with different aperture ratio.          
   Sample A Sample B Sample C Sample D 
Channel width  45 nm  70 nm  77 nm  89 nm 
Mask width  53 nm  88 nm  421 nm  1.91 μm 
Aperture ratio  0.46  0.44  0.15  0.045   
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3.2.2 Result of GaN growth 
 
Figure 3.3 and Fig. 3.4 show cross-sectional SEM images of the facet structures and the GaN 
layer growing on the nano-mask structures with the aperture ratios of 0.46 (sample A) and 0.15 
(sample C). 
 
 
(a)                                      (b) 
Fig. 3.3. Cross-sectional SEM images of (a) the facet structures and (b) the GaN layer 
grown on sample A (aperture ratio: 0.46). 
 
 
(a)                                      (b) 
Fig. 3.4. Cross-sectional SEM images of (a) the facet structures and (b) the GaN layer 
grown on sample C (aperture ratio: 0.15). 
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  As can be seen in Fig. 3.3 (a) and Fig. 3.4 (a), distinct facet structures are formed in the early 
stage after the GaN growing through the nano-channels. Eventually, the growth surface becomes 
flat, with the GaN thickness of about 20 μm, owing to coalescence of the facet structures and 
resultant decrease in the gaps between them. 
  By comparing two samples, we can get a difference in the GaN growth thickness which is 
required for obtaining planar surface. In the case of sample A with the aperture ratio of 0.46, the 
surface planarization is achieved within growth thickness of 5 µm. In contrast, for a GaN layer 
grown on sample C with the aperture ratio of 0.15, the facet structures are largely developed and 
the surface becomes flat with almost 10 µm-growing. The results mean that the formation of high 
density facet with small facet structures is effective to obtain a planer surface in thin growth 
thickness. It is considered that embedded growth between gaps of facet structures is easier and 
faster on the high-aperture-ratio-mask than that on the low-aperture ratio one.  
On the other hand, GaN grown on the lowest-aperture-ratio mask is shown in Fig. 3.5. As 
shown in Fig. 3.5 (a), the nano-facets are uniformly formed belong to the nano-channels at the 
early growth stage. However, the surface pits do not disappear even after the GaN growth 
continued. Additionally, Fig. 3.6 shows a cross-sectional TEM image of the fabricated GaN layer 
on sample D. Since the grown GaN layer by HVPE is separated at the SiO2 nano-mask surface 
before TEM observation, there are two parts of images. The result means that adhesion strength 
between the grown GaN layer and the SiO2 mask is small; indicating overgrowth on the mask 
area is smoothly carried out. As shown in the upper part of the TEM images, it is confirmed that 
the undersurface of the grown GaN by HVPE shows curved geometry. This means that 
crystallographic tilting is occurred in an overgrowth area on the SiO2 nano-mask (Fig. 3.7). This 
phenomenon is observed also in the conventional FIELO method [1]. The previous report 
revealed that dislocations whose burgers vector was opposite to each other existed at the middle 
and the edge of the micrometer-scale SiO2 mask, resulting in causing crystallographic tilting all 
over the mask area. In the nano-channel FIELO method, the lateral overgrowth area on the nano-
mask becomes larger than the nano-channel area by using the low-aperture-ratio mask. For this 
reason, adjacent facet structures are not well-combined. Thus, we can confirm that the mask width 
less than 1 µm is required for surface planarization in the nano-channel FIELO method. 
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(a)                                      (b) 
Fig. 3.5. SEM images by bird view of the GaN grown on sample D at (a) early growth 
stage and (b) middle growth stage. 
     
Fig. 3.6. TEM image of the GaN layer grown on sample D. 
 
 
Fig. 3.7. Illustration of crystalline tilting caused by overgrowth region. 
Chapter 3 A study for dependence of GaN crystallinity on 
nano-facet structure by nano-channel FIELO 
46 
 
3.2.3 Result of dislocation density measurement 
 
The result of etch pit density measurement is shown in Table 3.2, and Fig. 3.8 shows 
AFM image of the etch pits on the template. 
 
      Table 3.2. Dislocation densities estimated by etch pit density measurement.   
Sample   Aperture ratio Growth thickness   Dislocation density     
MOCVD GaN  1  2 – 3 µm   ~ 109 /cm2 
Sample A (43 nm / 53 nm) 0.46    20 µm   8.5 × 108 /cm2 
Sample B (70 nm / 88 nm) 0.44  20 µm   1.3 × 108 /cm2 
Sample C (77 nm / 421 nm) 0.15  20 µm   4.5 × 107 /cm2   
 
 
Fig. 3.8. AFM image of the etch pits on the template on sample C. 
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  Dislocation density of all the nano-channel FIELO GaN templates is reduced to less 
than 10% in the case of the MOCVD GaN one. Additionally, the lowest-aperture-ratio-
mask among the nano-channel FIELO GaN has the lowest dislocation density. The results 
mean that mask effect to block dislocations from the underlying MOCVD GaN layer 
becomes higher as the aperture ratio becomes lower. It is revealed that reducing 
dislocations at the beginning of the GaN grown though the nano-channels plays an 
important role to reduce threading dislocations. 
  In conclusion, the low-aperture-ratio-mask is effective to reduce dislocations. And the 
mask width less than 1 µm is required for surface planarization.  
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3.3 Evaluation for dependence of crystallinity on facet-forming 
direction 
3.3.1 Mask design 
 
  Next, dependence of crystallinity on facet forming direction is evaluated by using 1D and 2D 
SiO2 nano-masks. As shown in Fig. 3.9, a stripe mask pattern with aperture ratio of 0.16 is used 
for the 1D mask structure (described in Chapter 2), and a lattice mask pattern with aperture ratio 
0.26 is used, respectively. Nano-channels are formed along with [112
－
0] direction of the underlying 
GaN layer in the 1D mask. In the 2D mask structure, nano-channels along with [11
－
00] direction 
is also formed in addition to the [112
－
0] direction. 
 
 
(a)                                     (b) 
Fig. 3.9. Concept of (a) 1D mask structure and (b) 2D mask structure. 
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3.3.2 Result of GaN growth on 2D mask 
   
Figure 3.10 shows cross-sectional SEM images of a GaN layer growing on the 2D mask 
structure. Fig. 3.11 shows top and cross-sectional SEM images of the GaN layer at the early 
growth stage. 
 
 
                   
               (a)                                  (b) 
Fig. 3.10. Cross-sectional SEM images of the GaN layer grown on the 2D mask structure 
(a) at the early growth stage and (b) at the middle growth stage. 
           
 
(a)                                (b) 
Fig. 3.11. (a) Top and (b) cross-sectional SEM images of the GaN layer at the early 
growth stage. 
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As shown in Fig. 3.10 (a), after growing through the lattice channel, GaN grows to the facet 
structures clearly in the early growth stage. Compared to using the 1D mask structure, the 2D 
facet structures are formed along with the 2D nano-channels.  The height of each facet structure 
is about 500 nm.  Eventually, the surface becomes flat within the growth thickness of 1 μm by 
coalescence of neighboring facet structures and completely buried gaps between them.  
Additionally, as shown in Fig. 3.11 (a) and (b), it is observed that the facet structures composed 
of six equivalent {11
－
01} planes are formed on the SiO2 mask with square-shape. The crystal 
structure of GaN is shown in Fig. 3.12. On the other hand, the facet structures composed of only 
two equivalent {11
－
01} planes are formed by using the 1D mask structure as described in Chapter 
2.  The result means that the facet forming and combining is different owing to the initial nano-
channel direction. Figure 3.13 shows a photograph of the fabricated GaN template on the 2D mask 
structure with the growth thickness of about 20 μm. The whole surface of the fabricated GaN 
template is mirror like. It means that a uniform GaN layer is obtained without large pits. 
 
 
Fig. 3.12. Illustration of crystal structure of GaN. 
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Fig. 3.13. Photograph of the 2-inch GaN template on 2D mask structure. 
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3.3.3 Dislocation behavior 
 
Cross-sectional TEM images of the GaN layer growing on the 2D mask structure are shown in 
Fig. 3.14. 
 
(a) 
(b)                                     (c) 
Fig. 3.14. Cross-sectional TEM images of the (a) bright field and dark field taken (b) with 
the g = [11
－
00] and (c) with g = [0002]. 
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As shown in Fig. 3.14 (a), many dislocations from the underlying GaN layer are blocked by 
the SiO2 mask, and dislocation bending at middle of the mask is observed.  It means that 
dislocations are bended because of the coalescence of the facet structures. 
  On the other hand, only screw dislocations cannot be observed in the dark field TEM image 
taken with g of [11
―
 00]. By comparing Fig. 3.14 (a) and (b), there is almost no change in 
dislocations.  It indicates that there are few screw dislocations in the GaN template. But some 
dislocations are observed at the coalescence of facets in Fig. 3.14 (c). It means that edge 
dislocations exist at the coalescence parts in the grown GaN. 
The result of etch pit density measurement is shown in Table 3.3. Fig. 3.15 shows an AFM 
image of the etch pits on the template. The results show that the dislocation density of the 
fabricated GaN templates is reduced to 3.2 × 107 /cm2 compared to that of the 1D mask pattern 
despite the higher aperture ratio. As discussed in the previous section, facet combining on the 2D 
mask structure is different from that on the 1D mask structure. Therefore, one of the reasons is 
that more dislocations are bended because of the facet formation on the 2D nano-channel, and it 
leads to reduction of dislocation density. 
 
 Table 3.3. Dislocation densities estimated by etch pit density measurement.   
 Sample   Aperture ratio  Dislocation density     
 2D mask   0.26   3.2 × 107 /cm2       
 1D mask   0.16   4.5 × 107 /cm2         
 
 
Fig. 3.15. An AFM image of the etch pits on the template with the 2D SiO2 mask.  
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3.3.4 Evaluation of crystalline anisotropy 
 
Finally, crystal anisotropy is investigated for the GaN layers on the 1D and 2D mask structure 
by XRC (X-ray rocking curve) measurement. Directions of incident X-rays are parallel to [112
－
0] 
and [11
－
 00] directions of the underlying GaN layer. Crystallographic tilting is examined by 
evaluating a (0002) plane of the GaN layer. 
As shown in Fig. 3.16, FWHMs of the obtained XRC are 195 arcsec and 406 arcsec, 
respectively. Generally, FWHM depends on crystallinity of a sample. Crystalline anisotropy is 
observed by using the 1D mask structure. On the other hand, as shown in Fig. 3.17, the FWHMs 
are 164 arcsec and 155 arcsec. The result means that isotropy is demonstrated by using the 2D 
mask. In the case of the GaN layer grown on the 2D mask structure, initial facet structure is 
formed along with the 2D nano-channels. By comparing the above XRC results, crystallinity is 
improved by the 2D facet structures. 
 
 
Fig. 3.16. XRC of the GaN layer grown on 1D mask structure. 
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Fig. 3.17. XRC of the GaN layer grown on the 2D mask structure. 
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3.4 Summary 
  
In Chapter 3, dependence of GaN crystallinity on nano-facet structure is investigated. By 
comparing GaN layers growing on different-aperture-ratio stripe masks, it is confirmed that low 
aperture ratio mask is effective to reduce dislocation density by mask effect. The dislocation 
density is successfully reduced to 4.5  107/cm2. Additionally, SEM and TEM observation of the 
GaN layer on the lowest aperture ratio mask reveal that mask width less than 1 µm is required for 
surface planarization.  
  Furthermore, dependence of GaN crystallinity on facet-forming directions is revealed by 
comparing 1D and 2D mask structures. The etch pit density measurement and XRC measurement 
reveal that the 2D facet formation is effective both for dislocation reduction and for suppressing 
anisotropic nature due to the facet formation. The SEM observation shows that the facet structure 
composed of six equivalent planes is formed on the square mask. It means that the crystallinity 
will be improved by using hexagonal mask structure along with the crystalline lattice of GaN.  
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Chapter 4  
Low temperature gold-gold bonding for 
damageless LED packaging 
 
           
This chapter describes low temperature Au-Au bonding achieved under using 
VUV/O3 treatment. Au surfaces after the VUV/O3 treatment are analyzed by 
measurements of XPS, AFM, and water contact angle. The measurements of XPS and 
AFM show that amount of carbon-based contaminants is dramatically decreased and 
also there is no serious damage on Au surfaces by the VUV/O3 treatment. The water 
contact angle measurement indicates that wettability of the Au surface after the VUV/O3 
treatment is clearly improved by reducing organic contaminants.  Temperature of the 
Au-Au bonding after the VUV/O3 treatment is successfully reduced to 150 °C. Average 
shear strength is about 57 MPa, and from cross-sectional SEM images of the bonded 
samples, we can confirm the absence of voids and cracks.  Therefore, the VUV/O3 
treatment is highly effective for achieving the low temperature Au-Au bonding. 
          
           
The contents of this chapter have been published in our following journal 
papers: 
 
Mater. Trans., 54 (2013) 2139. 
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4.1 Introduction 
 
Concept of VUV/O3 treatment is to remove carbon-based organic contaminants with oxygen 
radicals excited by VUV, which causes oxidative degradation and volatilize contaminants. It 
provides damageless treatment to cleaned parts and can be used for wafer-level cleaning. In 
addition, the treatment system requires only low-vacuum condition (pressure of 30 kPa).  
Therefore, the VUV/O3 treatment is more effective during the bonding process than conventional 
plasma irradiation. 
In this chapter, the VUV/O3 treatment is studied for reducing the Au-Au bonding temperature.  
Firstly, surface analysis is conducted to evaluate chemical and physical changes by the VUV/O3 
treatment. Next, low temperature Au-Au bonding is carried out with the same treatment. 
 
 
 
Fig. 4.1. Concept of VUV/O3 treatment. 
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4.2 Experiments 
4.2.1 Sample preparation 
 
  Figure 4.2 shows a cross-sectional schematic illustration of an upper silicon chip with Au 
bumps and a lower Si substrate with a vapor-deposited Au layer. Diameter, pitch, and height of 
the Au bumps are 10 µm, 100 µm, and 1.7 µm, respectively. The bump number on the chip is 900. 
On the lower silicon substrate, films of 30 nm-thick Ti and 300 nm-thick Auare vapor-deposited. 
Process for fabrication of the Au bumps is shown schematically in Fig. 4.3 and proceeds as 
follows: (a) A seed layer composed of 30-nm-thick Ti and 100-nm-thick Au is vapor deposited on 
a Si chip by EB (electron beam). (b) A photoresist (AZP4620, AZ Electronic Materials Co., Ltd.) 
is patterned using photolithography. (c) Au is electroplated within the resist pattern. (d) The resist 
is removed by an organic solvent. (e) The seed layer is removed by performing Ar ion milling.  
Figure 4.4 shows an optical micrograph of the Si chip with the Au bumps and an SEM image 
of a single Au bump. 
 
 
Fig. 4.2. Schematic illustration of an upper Si chip with Au bumps and a lower Si chip 
with a vapor-deposited Au layer. 
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Fig. 4.3. Schematic diagram of process for fabrication of Au bumps: (a) EB evaporation 
of seed layers, (b) Photolithography, (c) Electroplating of Au, (d) Removal of resist and € 
Ar ion milling of seed layers. 
 
 
(a)                                     (b) 
Fig. 4.4. (a) Optical micrograph of the chip with Au bumps and (b) SEM image of a single 
Au bump. 
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4.2.2 VUV/O3 treatment 
 
Figure 4.5 shows a cross-sectional illustration of the VUV/O3 treatment system (Ushio 
UER 20-172), which is composed of a Xe excimer lamp house and an irradiation chamber. 
The lamp has the central wavelength of 172 nm and the full width at half maximum 
(FWHM) of 14 nm. The UV light is transmitted through a glass window of the lamp 
house and causes chemical reactions in the irradiation chamber. Oxygen radicals and 
ozone molecules generated from resolving oxygen molecules cause oxidative degradation 
that volatizes contaminants. Thus, the organic contaminants are removed via these 
reactions. Before flip-chip bonding, both the upper chip and the lower substrate are 
subjected to the VUV/O3 treatment. The VUV/O3 treatment conditions are shown in 
Table 4.1. The treatment is carried out at room temperature in the chamber with oxygen 
pressure of 3.0 × 104 Pa.  The exposure time for each sample is 5 min. 
 
 
Fig. 4.5. Cross-sectional illustration of the VUV/O3 treatment system. 
 
    Table 4.1. Conditions of the VUV/O3 treatment.    
  UV wavelength    172 nm    
  Light intensity    10 mW/cm2   
  Exposure time    5 min    
  Temperature    Room temp.   
  Chamber pressure under oxygen gas  30 kPa    
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4.2.3 Bonding process 
 
The Au-Au bonding is carried out both with and without the VUV/O3 treatment so that the 
effect can be evaluated. After both the upper chip and the lower substrate are subjected to the 
VUV/O3 treatment, the chip with the Au bumps is bonded to the Au surface vapor-deposited on 
the substrate as soon as possible. Because we need to prevent both surfaces from secondary 
adsorption of contaminants generated by the VUV/O3 treatment. 
  Figure 4.6 shows a cross-sectional illustration of a bonding equipment, and bonding 
conditions are shown in Table 4.2. First, the process chamber is evacuated to pressure of less than 
100 Pa. Then, bonding pressure and temperature are applied. Both the upper chip and the lower 
substrate are heated by carefully controlled electric heaters above and below the chips. The 
bonding temperature is 150 °C, and the bonding time that samples are kept at the bonding 
temperature is 20 min while the bonding pressure is 9.5 × 105 Pa. The chamber pressure is less 
than 100 Pa. 
 
Fig. 4.6. Cross-sectional illustration of a bonding system. 
 
   Table 4.2. Bonding conditions.     
  Temperature   150 C     
  Bonding pressure   262 MPa     
  Bonding time   20 min    
  Chamber pressure   < 100 Pa     
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4.2.4 Characterization 
 
First, physical and chemical changes of the Au surfaces after the VUV/O3 treatment are 
evaluated by measurements of AFM, XPS and water contact angle. The AFM measurement (using 
a SHIMADZU SPM-9600) is performed to examine surface roughness and morphology of the Au 
bumps and the -Au surface vapor-deposited on the substrate before and after the VUV/O3 
treatment. The XPS measurement (using a Japan Electron Optics Laboratory JPS-9010TR) is used 
to investigate composition of both Au surfaces before and after the VUV/O3 treatment. It is 
performed using Mg Kα (1253.6 eV) radiation at 100W (10 kV, 10 mA). Finally, in order to 
evaluate effect of the VUV/O3 treatment for the bonding, wettability of the Au surface vapor-
deposited on the substrates is measured before and after the VUV/O3 treatment by utilizing WCA 
measurement (using a Kyowa Interface Science LCD-400S) with deionized water.   
After the bonding, shear strengths of the samples which are bonded both with and without the 
VUV/O3 treatment are measured by performing shear strength tests (using a Dage Japan Dage-
4000). Figure 4.7 shows a cross-sectional illustration and a photograph of die shear test setup. 
The bonded sample is horizontally strained by the shear tool, and stress at rupture is measured. 
The shear tool speed in the die shear test is 50 µm/s. 
 
            
     
                     (a)                                       (b) 
Fig. 4.7. (a) Cross-sectional illustration and (b) photograph of a die shear test setup. 
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4.3 Results 
4.3.1 Surface analysis 
 
Figure 4.8 and Fig. 4.9 show AFM images of the Au surface vapor-deposited on the 
substrate and the Au bump surface before and after the VUV/O3 treatment. The AFM-
scanned area is 5 µm × 5 µm. RMS surface roughness of the untreated Au surface vapor-
deposited substrate and the untreated Au bump are 1.58 nm and 35.5 nm, respectively. 
The RMS surface roughness of the Au surface vapor-deposited on the substrate and the 
Au bump treated by VUV/O3 are 2.07 nm and 36.3 nm, respectively.  There are almost 
no differences of the surface roughness between both values before and after the VUV/O3 
treatment. 
Figure 4.10 and Fig. 4.11 show narrow-scan C 1s and Au 4f XPS spectra for the Au surface vapor-
deposited on the substrate and the Au bump surface before and after the VUV/O3 treatment.  In Fig. 
4.10 (a) and Fig. 4.11 (a), there are a large peak attributed to C-C bonds at 284.6 eV and relatively 
small peaks attributed to C-O bonds at 286.5 eV and O-C=O bonds at 288.7 eV. After the VUV/O3 
treatment, the peak strengths of the C-C and C-O bonds are dramatically decreased, which shows that 
organic contaminants on the Au surface vapor-deposited on the substrate and on the Au bump surface 
are removed by the VUV/O3 treatment. In particular, the C-C bonds with the bond energies of 348 
kJ/mol and the C-O bonds with the bond energies of 358 kJ/mol are ruptured by the VUV light with 
= 172 nm (the photon energy is 697.5 kJ/mol). Figure 4.10 (b) and Fig. 4.11 (b) show two distinct 
peaks corresponding to Au 4f7/2 at 84.0 eV and Au 4f5/2 at 87.9 eV. The peak intensity in the Au 4f 
spectrum increases after the VUV/O3 treatment, which means that the purity of Au on the surfaces is 
increased because organic contaminants are removed. As shown in Table 4.3 and Table 4.4, the carbon 
concentration is decreased by almost 30 % and the Au concentration is increased by almost 23 % after 
the VUV/O3 treatment. 
Figure 4.12 shows dependence of water contact angle on the treatment time and photographs of 
deionized water drops on the Au surface with and without the VUV/O3 treatment. The water contact 
angles before and after the VUV/O3 treatments are 61.2 ° and 14.9 °, respectively. Additionally, the 
water contact angle is decreased rapidly in the 5-min-treament and it is nearly unchanged after the 10-
min treatment. The result means that the 5-min treatment is long enough to reduce organic 
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contaminants in this condition.  Therefore, the wettability of the Au surface is clearly improved by 
the VUV/O3 treatment for 5 minutes. 
 
 
   
(a)                                       (b) 
Fig. 4.8. AFM images of (a) the Au surface vapor-deposited on the substrate and (b) the 
Au bump surface without the VUV/O3 treatment. 
 
 
   
(a)                                       (b) 
Fig. 4.9. AFM images of (a) the Au surface vapor-deposited on the substrate and (b) the 
Au bump surface with the VUV/O3 treatment. 
Chapter 4 Low temperature gold-gold bonding for  
damageless LED packaging  
67 
 
 
 
(a)                                       (b) 
Fig. 4.10. XPS narrow-scan spectra of (a) C 1s and (b) Au 4f for the Au surfaces vapor-
deposited on the substrate with and without the VUV/O3 treatment. 
 
 
 
 
(a)                                       (b) 
Fig. 4.11. XPS narrow-scan spectra of (a) C 1s and (b) Au 4f for the Au bump surfaces 
with and without the VUV/O3 treatment. 
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Table 4.3. Surface elemental composition results 
     of the Au surfaces vapor-deposited on the substrate.    
  Surface treatment   Atomic concentration [%]   
      C O Au   
  No treatment   51.6 8.5 39.9   
  VUV/O3 treatment   18.0 17.6 64.4   
 
 
  Table 4.4. Surface elemental composition results of the Au bump surfaces.   
  Surface treatment   Atomic concentration [%]   
      C O Au   
  No treatment   44.0 9.0 47.1   
  VUV/O3 treatment   18.1 12.3 70.0   
 
 
 
(a)                                  (b) 
Fig. 4.12. (a) Dependence of water contact angles on the treatment time and (b) 
Photographs of water droplets on the Au surfaces before and after the 5-min VUV/O3 
treatment. 
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4.3.2 Shear strength testing 
 
Shear strengths per unit area of the samples bonded with and without the VUV/O3 treatment 
are shown in Table 4.5. The Au bumps are successfully bonded at 150 °C to the chip with an Au 
surface vapor-deposited after the VUV/O3 treatment, while the upper chips can be easily broken 
away from the lower substrates by using tweezers when no VUV/O3 treatment is performed.  
This is because organic contaminants still remain at the interface during the bonding process.  
And they also prevent Au atoms from diffusing through the contaminant areas to the other side 
when no treatment is performed. In contrast, the Au bump surface gets sufficiently closer to the 
chip with the Au surface during the bonding process due to the removal of carbon-based 
contaminants by the VUV/O3 treatment, resulting in promoting the interface diffusion to form 
stronger metallurgical bonds between the Au surfaces even in the wider bonding area. Figure 4.13 
shows SEM images of fracture surfaces after shear strength testing. The fracture occurs inside the 
Au bump, strong metallurgical bonds are formed at 150 °C with the VUV/O3 treatment. 
 
    Table 4.5. Shear strengths of samples bonded with and without the VUV/O3 treatment.  
 Surface treatment  Bonding time [min] Shear strength [MPa]  
No treatment  10   -    
    20   -    
VUV/O3 treatment  10   55.94    
    20   57.85    
 
(a)                              (b) 
Fig. 4.13. SEM images of fracture surfaces of (a) the Au surface vapor-deposited on the 
substrate and (b) the chip with Au bumps. 
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Figure 4.14 and Fig. 4.15 show cross-sectional SEM images of the samples bonded for 10 min 
and 20 min after the VUV/O3 treatments. As shown in Fig. 4.14 (b) and Fig. 4.15 (b), nanometer-
sized voids are present at the Au-Au bonding interface. However, there are no obvious voids in a 
large section of the bonding area. This is because the RMS surface roughness of the Au bump is 
about 36 nm, which is more than ten times larger than that of the Au thin film.  Therefore, the 
surface asperities of the Au bumps cannot deform completely. Furthermore, there are no specific 
differences between the shear strengths and the bonding interfaces of the samples bonded for 10 
min and 20 min. This demonstrates that sufficient interfacial diffusion is promoted within 10 min. 
 
 
Fig. 4.14. Cross-sectional SEM images of (a) the sample bonded for 10 min and (b) the 
bonding interface of the sample. 
 
 
Fig. 4.15. Cross-sectional SEM images of (a) the sample bonded for 20 min and (b) the 
bonding interface of the sample. 
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4.4 Summary 
 
  In Chapter 4, the Au-Au bonding is achieved at 150 °C by performing the VUV/O3 treatment.  
The results of XPS, WCA and AFM show that the amounts of carbon-based organic contaminants 
are significantly decreased and the wettability of the Au surfaces is clearly improved by the 
VUV/O3 treatment without any damage to the Au surfaces. Furthermore, the SEM observation 
shows no obvious voids at the bonding interface. These results indicate that the interface diffusion 
is promoted by removal of organic contaminants during the VUV/O3 treatment, which led to 
formation of strong metallurgical bonds at the bonding interface. Therefore, the VUV/O3 
treatment is highly effective for reducing the Au-Au bonding temperature. 
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Chapter 5  
Conclusion 
   
In this thesis, high quality GaN template and low-temperature bonding for damageless LED 
packaging are described toward next-generation high efficiency GaN-based LEDs.  
  GaN-based LEDs have been widely applied in large full color displays, traffic signals, 
backlights for liquid crystal displays, and lighting illuminations. To enable use of such LEDs in 
next-generation applications, further improvements in their optical powers and external quantum 
efficiencies are required. Typically, GaN layers are grown on planar sapphire substrates by 
heteroepitaxial techniques such as MOCVD. However, these GaN layers tend to exhibit high 
threading dislocation density owing to large lattice mismatch between GaN and a sapphire 
substrate as well as difference in their CTEs.  Dislocations act as non-radiative recombination 
centers and it is one cause of decreasing internal quantum efficiency. 
  On the other hand, one of problems in LED process is thermal damages during packaging.  It 
is one cause of decreasing light extraction efficiency. Furthermore, thermal stress is caused by 
high temperature bonding due to the CTE mismatch between a LED chip and a packaging 
substrate. Therefore, the high quality GaN template and the low temperature packaging are 
necessary for LEDs with high efficiency.  
 The FIELO method has been proposed as the GaN template with low dislocation density. In the 
FIELO method, micrometer-scale masks block threading dislocations from an underlying GaN 
layer. Additionally, dislocation bending owing to facet formation results in reduction of the 
dislocation density. By using this method, the dislocation density was decreased to 6 × 107 /cm2.  
Although surface planarization was achieved by combining neighboring facet structures and by 
burying gaps between them, more than 100 µm growth is required due to formation of the 
micrometer-scale facet. If the growth thickness becomes thinner, low cost and high throughput in 
production can be achieved. However, poor dislocation reduction effect with thin growth 
thickness is caused by the low-density facet formation. 
  In this research, the nano-channel FIELO method with the nano-facet formation is proposed to 
achieve high dislocation reduction effect even in thin growth thickness. In this method, 
damageless nano-mask fabrication suitable for the nano-facet formation is achieved. In addition, 
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the nano-mask structure suitable for dislocation reduction is revealed in dependence of 
crystallinity on the initial nano-facet structures. 
  In LED packaging technology, high thermal resistance has been required for materials 
especially for growing demand from high power LEDs. Conventionally, solder has been widely 
used for conventional low temperature packaging. However, bonding temperature increases by 
using high melting solder material. To overcome this problem, low temperature Au-Au bonding 
using the VUV/O3 treatment is proposed in this research. The VUV/O3 treatment can provide high 
density oxygen radicals, resulting in chemically reducing carbon-based contaminants from a 
treated surface. In this research, the low temperature Au-Au diffusion bonding is achieved. 
  This research is composed of five chapters which summarize above two key technologies. 
Chapter 2 and Chapter 3 show the nano-channel FIELO method for the high quality GaN template, 
and Chapter 4 summarizes the low temperature Au-Au bonding. 
   
Chapter 1 summarizes background of high efficiency LEDs including conventional dislocation 
reduction technology and low temperature packaging technology. The research concept of the 
nano-channel FIELO method and the low temperature Au-Au bonding is described. 
 
Chapter 2 presents the SiO2 nano-mask fabrication method for the nano-facet formation in the 
nano-channel FIELO and its evaluation. The uniform nano-channels are successfully fabricated 
in a SiO2 mask on a curved substrate by UV-NIL and ICP etching. The nano-facet formation is 
achieved all over the growth area. The result means that nano-channels are successfully fabricated 
without damages by proposed fabrication process. Etch pit density measurement results reveal 
that its dislocation density is 8.5 × 107 /cm2 even in the growth thickness of 20 µm, which is 15% 
of the conventional FIELO GaN. In addition, the PL measurements show that the PL intensity of 
the template is higher than that of the conventional MOCVD GaN template.  These results 
indicate that the crystallinity of the fabricated GaN template is high. Therefore, the nano-channel 
FIELO method based on the nano-facet formation is highly effective in reducing dislocation 
densities of the GaN template with thin growth thickness, making them suitable for applications 
in next-generation GaN-based LEDs. Also, the proposed method can be applied to some fields of 
power devices, high frequency devices, ultraviolet sensors and laser diodes. 
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Chapter 3 describes dependence of crystallinity on the nano-facet structure by changing facet 
size, density and facet forming directions. Effects of the facet size and density are evaluated by 
using different aperture-ratio masks. Etch pit density measurement reveals that the low aperture 
ratio mask is effective to reduce dislocation density by mask effect and to block dislocations from 
underlying layer. However, the SEM and TEM observations show that the mask width less than 
1 µm is required for surface planarization in the nano-channel FIELO method. Furthermore, effect 
of the facet-forming direction is examined by comparing the 1D and 2D mask structure. The etch 
pit density measurement and SEM observation reveal that the 2D facet structure is effective for 
reducing dislocation density owing to the 2D facet formation. Additionally, anisotropy occurred 
due to the facet formation is confirmed by the XRC measurement. Anisotropy of the facet 
formation is reduced by the 2D mask structure, resulting in obtaining a uniform GaN layer with 
isotropy on a 2-inch wafer. Therefore, it is revealed that the mask structure suitable for improving 
crystallinity of GaN exists in the nano-facet formation.  
 
Chapter 4 describes the low temperature Au-Au bonding achieved under vacuum ultraviolet 
irradiation in presence of oxygen gas (VUV/O3). The Au surfaces after the VUV/O3 treatment are 
analyzed by XPS, AFM and water contact angle measurements. The XPS and AFM measurements 
show that amount of carbon-based contaminants is dramatically decreased and also there is no 
serious damage to the Au surfaces caused by the VUV/O3 treatment. The water contact angle 
measurements indicate that wettability of the Au surface after the VUV/O3 treatment is clearly 
improved by reducing organic contaminants. The temperature of the Au-Au bonding after the 
VUV/O3 treatment process is successfully reduced to 150 °C. The average shear strength is about 
57 MPa, and the SEM images of the bonded samples show absence of voids and cracks. Therefore, 
the VUV/O3 treatment is highly effective for achieving the low temperature Au-Au bonding. 
 
  The author believes the proposed nano-channel FIELO method will be the most effective 
technology to reduce threading dislocations even in thin growth thickness.  Additionally, the Au-
Au bonding using the VUV/O3 treatment is a promising technology for low temperature 
packaging. 
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